Mohlo by se vám také líbit

Více informací o knize Guide to Computer Processor Architecture

• Parametry knihy
• Anotace
• Oblíbené z jiného soudku

Nákupem získáte 138 bodů

Anotace knihy

The book presents a succession of RISC-V processor implementations in increasing difficulty (non pipelined, pipelined, deeply pipelined, multithreaded, multicore).Each implementation is shown as an HLS (High Level Synthesis) code in C++ which can really be synthesized and tested on an FPGA based development board (such a board can be freely obtained from the Xilinx University Program targeting the university professors).The book can be useful for three reasons. First, it is a novel way to introduce computer architecture. The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promised to become the machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the High Level Synthesis, a tool which is able to translate a C program into an IP (Intellectual Property). Hence, the book can serve to engineers willing to implement processors on FPGA and to researchers willing to develop RISC-V based hardware simulators.

Parametry knihy

Zařazení knihy Knihy v angličtině Computing & information technology Computer science Computer architecture & logic design

• Plný název: Guide to Computer Processor Architecture
• Podnázev: A RISC-V Approach, with High-Level Synthesis
• Autor: Bernard Goossens
• Jazyk: Angličtina
• Vazba: Brožovaná
• Počet stran: 468
• EAN: 9783031180224
• ID: 41443051
• Nakladatelství: Springer International Publishing AG
• Hmotnost: 888 g
• Rozměry: 235 × 155 mm
• Datum vydání: 13. January 2023

Oblíbené z jiného soudku

---

---

---