Mohlo by se vám také líbit

Více informací o knize ASIC/SoC Functional Design Verification

• Parametry knihy
• Anotace
• Oblíbené z jiného soudku

Nákupem získáte 509 bodů

Anotace knihy

This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.

Parametry knihy

Zařazení knihy Knihy v angličtině Technology, engineering, agriculture Electronics & communications engineering Electronics engineering

• Plný název: ASIC/SoC Functional Design Verification
• Autor: Ashok Mehta
• Jazyk: Angličtina
• Vazba: Pevná
• Počet stran: 328
• EAN: 9783319594170
• ISBN: 3319594176
• ID: 16219999
• Nakladatelství: Springer International Publishing AG
• Hmotnost: 654 g
• Rozměry: 166 × 242 × 23 mm
• Datum vydání: 07. July 2017

Oblíbené z jiného soudku

---

---

---