Mohlo by se vám také líbit

Více informací o knize Pipelined Multi-core MIPS Machine

• Parametry knihy
• Anotace
• Oblíbené z jiného soudku

Nákupem získáte 168 bodů

Anotace knihy

This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.§The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.§Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.

Parametry knihy

Zařazení knihy Knihy v angličtině Computing & information technology Computer programming / software development Algorithms & data structures

• Plný název: Pipelined Multi-core MIPS Machine
• Podnázev: Hardware Implementation and Correctness Proof
• Autor: Silvia Melitta Muller, Wolfgang J. Paul
• Jazyk: Angličtina
• Vazba: Brožovaná
• Počet stran: 352
• EAN: 9783319139050
• ISBN: 3319139053
• ID: 09090222
• Nakladatelství: Springer International Publishing AG
• Hmotnost: 5504 g
• Rozměry: 235 × 155 × 235 mm
• Datum vydání: 01. December 2014

Oblíbené z jiného soudku

---

---

---