Kód: 02180463
The Second Edition of Writing Testbenches, Functional Verification of HDL Models presents the latest verification techniques to produce fully functional first silicon ASICs, systems-on-a-chip (SoC), boards and entire systems.§Topi ... celý popis
7468 Kč
Potřebujete více kusů?Máte-li zájem o více kusů, prověřte, prosím, nejprve dostupnost titulu na naši zákaznické podpoře.
Nákupem získáte 747 bodů
The Second Edition of Writing Testbenches, Functional Verification of HDL Models presents the latest verification techniques to produce fully functional first silicon ASICs, systems-on-a-chip (SoC), boards and entire systems.§Topics included in the new Second Edition: §Discussions on OpenVera and e; §Approaches for writing constrainable random stimulus generators; §Strategies for making testbenches self-checking; §A clear blueprint of a verification process that aims for first time success; §Recent advances in functional verification such as coverage-driven verification process; §VHDL and Verilog language semantics; §The semantics are presented in new verification-oriented languages;§Techniques for applying stimulus and monitoring the response of a design; §Behavioral modeling using non-synthesizeable constructs and coding style; §Updated for Verilog 2001. §
Zařazení knihy Knihy v angličtině Technology, engineering, agriculture Electronics & communications engineering Electronics engineering
7468 Kč
Osobní odběr Praha, Brno a 12903 dalších
Copyright ©2008-24 nejlevnejsi-knihy.cz Všechna práva vyhrazenaSoukromíCookies
Nákupní košík ( prázdný )