RTOS Concurrency & System Debugging / Nejlevnější knihy
RTOS Concurrency & System Debugging

Kód: 54397062

RTOS Concurrency & System Debugging

Autor BRUCE J. HARRINGTON

Why does a control loop miss its deadline only under load? Why does a "fixed" deadlock disappear the moment you add logging? Why do queue overflows show up as skipped sequence numbers, and why does a high-priority task stall even ... celý popis

526 Kč


Skladem u dodavatele
08.11.2026

Informovat o naskladnění

Přidat mezi přání

Mohlo by se vám také líbit

Dárkový poukaz: Radost zaručena

Objednat dárkový poukazVíce informací

Informovat o naskladnění knihy

Informovat o naskladnění knihy


Souhlas - Souhlasím se zasíláním obchodních sdělení a zpracováním osobních údajů k obchodním sdělením.

Zašleme vám zprávu jakmile knihu naskladníme

Zadejte do formuláře e-mailovou adresu a jakmile knihu naskladníme, zašleme vám o tom zprávu. Pohlídáme vše za vás.

Více informací o knize RTOS Concurrency & System Debugging

Nákupem získáte 53 bodů

Anotace knihy

Why does a control loop miss its deadline only under load? Why does a "fixed" deadlock disappear the moment you add logging? Why do queue overflows show up as skipped sequence numbers, and why does a high-priority task stall even when the CPU isn't fully utilized? If these problems look random on the bench but feel deterministic in the field, you're dealing with concurrency and timing issues that can't be solved by guessing priorities or adding more buffers.

RTOS Concurrency & System Debugging presents an evidence-first, practitioner workflow for finding and proving real-time failures in embedded systems. Instead of treating queues, semaphores, and event flags as generic primitives, the book treats them as timing mechanisms with measurable budgets: interrupt latency, critical-section width, lock hold time, producer/consumer rates, and worst-case nesting depth. You'll learn how to reconstruct what actually happened at full execution speed using GPIO timing markers, non-blocking RAM event logs, and post-mortem task and stack inspection.

The chapters progress from scheduler mechanics and context switching into stack forensics, priority inversion, deadlocks and livelocks, race conditions and memory ordering, synchronization pitfalls, and interrupt servicing constraints. Real-world case studies tie the techniques together, showing how intermittent resets, corrupted data streams, and "1-in-10,000" timing failures can be reduced to traceable timelines, corrected with bounded architectures, and verified under maximum interrupt, CPU, and communication load.

Written for firmware engineers, integration engineers, and test/debug teams, this book provides concrete trace field schemas, timing checklists, and implementation patterns that remain vendor-neutral and portable. The goal is simple: turn concurrency failures from intermittent symptoms into reproducible evidence, then into verified fixes.

Parametry knihy

526 Kč



Osobní odběr Praha, Brno a 48625 dalších

Copyright ©2008-26 nejlevnejsi-knihy.cz Všechna práva vyhrazenaSoukromíCookies


Můj účet: Přihlásit se
Všechny knihy světa na jednom místě. Navíc za skvělé ceny.

Nákupní košík ( prázdný )

Vyzvednutí v Balikovně a PPL
boxech
zdarma nad 1 499 Kč.

Nacházíte se: