Mohlo by se vám také líbit

Více informací o knize Logic Synthesis and Verification Algorithms

• Parametry knihy
• Anotace
• Oblíbené z jiného soudku

Nákupem získáte 196 bodů

Anotace knihy

Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. §Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics. §A unique feature of this text is the large collection of solved problems. §Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.

Parametry knihy

Zařazení knihy Knihy v angličtině Technology, engineering, agriculture Electronics & communications engineering Electronics engineering

• Plný název: Logic Synthesis and Verification Algorithms
• Autor: Gary D. Hachtel, Fabio Somenzi
• Jazyk: Angličtina
• Vazba: Brožovaná
• Počet stran: 564
• EAN: 9781475770360
• ISBN: 1475770367
• ID: 02181673
• Nakladatelství: Springer-Verlag New York Inc.
• Hmotnost: 1126 g
• Rozměry: 254 × 178 × 33 mm
• Datum vydání: 18. March 2013

Oblíbené z jiného soudku

---

---

---