Kód: 25825292
This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014. It presents, at the ga ... celý popis
Angličtina
1350 Kč

Potřebujete více kusů?Máte-li zájem o více kusů, prověřte, prosím, nejprve dostupnost titulu na naši zákaznické podpoře.
Nákupem získáte 135 bodů
Anotace knihy
This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014. It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operation system support with the following features: - MIPS instruction set architecture (ISA) for application and for system programming - cache coherent memory system - store buffers in front of the data caches - interrupts and exceptions - memory management units (MMUs) - pipelined processors: the classical 5 stage pipeline is extended by two pipeline stages for address translation - local interrupt controller (ICs) supporting inter processor interrupts (IPIs) - I/O-interrupt controller and a disk
Parametry knihy
Zařazení knihy Knihy v angličtině Computing & information technology Computer programming / software development
1350 Kč
AngličtinaOsobní odběr Praha, Brno a 46611 dalších
Copyright ©2008-26 nejlevnejsi-knihy.cz Všechna práva vyhrazenaSoukromíCookies
Vrácení do měsíce
571 999 099 (8-15.30h)Nákupní košík ( prázdný )