Mohlo by se vám také líbit

Více informací o knize Routing Congestion in VLSI Circuits

• Parametry knihy
• Anotace
• Oblíbené z jiného soudku

Nákupem získáte 509 bodů

Anotace knihy

This book provides the reader with a complete understanding of the root causes of routing congestion in present-day and future VLSI circuits, available techniques for estimating and optimizing this congestion, and a critical analysis of the accuracy and effectiveness of these techniques. Readers are equipped with the knowledge to prudently choose an approach that is appropriate to their design goals.This work includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow, including the architectural level, the logic synthesis/technology mapping level, the placement phase, and the routing step.The subjects covered in this book include: a motivation that explains why the problem is important and how it will trend, definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.

Parametry knihy

Zařazení knihy Knihy v angličtině Technology, engineering, agriculture Electronics & communications engineering Electronics engineering

• Plný název: Routing Congestion in VLSI Circuits
• Podnázev: Estimation and Optimization
• Autor: Sachin S. Sapatnekar, Prashant Saxena, Rupesh S. Shelar
• Jazyk: Angličtina
• Vazba: Pevná
• Počet stran: 250
• EAN: 9780387300375
• ISBN: 0387300376
• ID: 01381583
• Nakladatelství: Springer-Verlag New York Inc.
• Hmotnost: 1210 g
• Rozměry: 235 × 155 × 23 mm
• Datum vydání: 18. April 2007

Oblíbené z jiného soudku

---

---

---